Timing calculations

Yes.  In the upcoming beta circuit tree release of the application the layout help document contains the the various signal and clock routing constraints for peripheral connections. For reset, power generation and distribution timing calculations are done to ensure that it meets the circuit requirement. It does not generate separate timing information in any document.

Signal integrity

No. It is highly recommended that the pre and post signal integrity analysis be performed on the design generated by application.